Abstract-The successful use of embedded resistors in many applications will require that the fabricated resistors be trimmed prior to lamination into printed circuit boards to attain required design tolerances. Depending on the application, the economic value of the board being fabricated, and the process used to create the embedded resistors, it may also be prudent to consider reworking resistors that are incorrectly trimmed or with initial values that are too large (untrimmable resistors). This paper uses a model of the resistor/board yield coupled with a cost model of the trim and rework processes to identify conditions under which applications should neither trim nor rework, trim but not rework, or perform both trimming and rework of embedded resistors, as a function of the design tolerance for the resistors and the accuracy with which the embedded resistors can be fabricated. Example results are presented for several applications ranging from small boards with a high density of embedded resistors to large boards with a low density of embedded resistors. Distinct regions of trimming and rework applicability that are nearly application independent can be identified as a function of design tolerance, printing/plating/etching variation, and the characteristics of the trimming process.
I. INTRODUCTION

E
MBEDDING passive components (capacitors, resistors, and possibly inductors) within printed circuit boards is one of a series of technology advances enabling performance increases, size and weight reductions, and potentially cost advantages in the manufacturing of electronic systems [1] . There are many factors associated with how and when to include embedded passives in systems. In general the decisions require application-specific size/cost/performance tradeoff analyses and are rarely simple [2] .
One significant factor governing the applicability of embedded resistors is their tolerance level. The tolerance to which a resistor can be fabricated determines the applications for which it can be used and potentially affects its yield impact on the application. Tolerances of 10% or larger are readily achievable with today's technologies, however, achieving 1% is a challenge [3] . While surface mount resistors can be presorted by value, or even replaced during assembly when their value is not within the required range, embedded resistors provide no such opportunity and must be within design tolerance value before the board fabrication process is completed. One possible impediment to the widespread use of embedded resistors is the ability and expense of tuning or trimming the resistors to the value range defined by the design tolerances prior to the lamination of the layer pair containing them into the board [4] .
A. Laser Trimming of Embedded Resistors and Rework
Laser trimming of film resistors has been performed for many years with application to resistors on silicon and trimming of surface mount discrete resistors prior to packaging, e.g., [5] . However, only recently, highly automated laser trimming technologies have been developed and demonstrated for trimming of embedded resistors during the board fabrication process [3] . Resistors are normally trimmed by micromachining a trough in the resistive element. The length and path-shape of the trough determine the resistance change obtained. Several different pathshapes can be used depending on the specific trimming requirements. As the laser cuts the trough, the resistor value is measured and used as feedback to control the trimming process.
It is also possible to consider reworking embedded resistors prior to completion of the board fabrication process. Resistors may be reworked because their value is too large due to either trimming errors or original fabrication (laser trimming can only increase the resistance of a resistor, not decrease it). Trimming errors are most commonly due to material inconsistencies, i.e., if a void in the embedded resistor material is encountered during the trimming process, the resistance value may "jump" when the trimming trough reaches it. One method of reworking embedded resistors is to print conductive ink on the surface of an embedded resistor thus adding a lower value parallel resistor that effectively "trims down" the resistor value [6] .
Unfortunately, trimming and rework equipment is expensive and both processes potentially represent bottlenecks in the board fabrication process. Therefore, the question naturally arises as to under what conditions (application properties and resistor fabrication process) should trimming and possibly rework be performed versus disposal of the boards or layer pairs or boards that do not meet design specifications?
II. RESISTOR FABRICATION PROCESS DISTRIBUTIONS AND TRIMMING
When resistors are fabricated, the resulting values form a distribution [ Fig. 1(a) ]. If the resistors are to be trimmed, the fabrication target resistance (peak of the distribution) is below the application target resistance so that the greatest number of fabricated resistors can be trimmed to values within the specified range. Fig. 1(b) shows a generalized distribution of fabricated resistors of a particular value with the fabrication target and application targets. The high specification limit (HSL) and the low specification limit (LSL) are determined from the design tolerance associated with the resistor. The area under the 1521-334X/$20.00 © 2005 IEEE Fig. 1 . Distribution of fabricated resistors: (a) experimentally determined [3] and (b) generalized distribution model. curve between the HSL and the LSL represents the yield of the untrimmed resistor. The lower limit (L) of the ability to successfully trim a resistor is approximately 55% of the application target [7] . The area under the curve between the lower trimming limit (L) and HSL represents the yield of trimmed resistors (assuming no trimming defects). Resistors in the distribution that have values below the lower trimming limit (L) or above HSL would generally be considered yield loss (unusable and untrimmable). Rework allows the resistors above HSL to be recovered and used. In cases where no trimming is planned, the process would be centered so that the fabrication target and the application target are the same.
In order to determine the yield of the trimming process, we assume a centered trimming process defined by a normal distribution where resistor yield after trimming is the area under the probability distribution between the HSL and LSL of the trimming process. Note that here we are not referring to the distri- bution of the fabricated resistors ( Fig. 1 ) but to the distribution associated with the trimming process. The process capability index for a process described by a symmetric distribution is HSL-divided by 3 (where and are the mean and standard deviation of the trimming process). The resulting yield is shown in Fig. 2 .
The of the trimming process for 1% design tolerance resistors has been found to be 1-4 and for 5% design tolerance resistors is 5-20 [7] . In the analysis presented in Section IV, we assume that 3 times the design tolerance in percent as a baseline. The sensitivity of the analysis to trimming yield will be addressed in Fig. 11 and its associated discussion.
III. MODEL DESCRIPTION AND ASSUMPTIONS
To date, modeling of the resistor trimming process has been limited to modeling the electrical characteristics of the resistor with various trimming paths and shapes, e.g., [8] and [9] . In this paper a cost model for the trimming and rework process for embedded resistors is applied to several embedded passive board examples to determine the conditions under which resistors should be trimmed and possibly reworked. This section provides an overview of the model developed for this work.
The objective of the model developed and demonstrated in this paper is to enable the determination of the economical regions for:
• no trimming and no rework (assuming a centered process); • trimming and no rework; • trimming and rework. The above regions are determined as a function of the application-specific design tolerance and the accuracy with which features on the embedded resistor layer can be fabricated, i.e., either variations in the fabrication of the resistor terminal separation, the resistor material shape, and/or the material resistivity (or thickness). These variations apply to both dedicated layer pair resistors approaches, e.g., Ohmega-Ply [10] or Gould [11] , with which the actual embedded resistors are formed subtrac- tively through etching, or additive processes such as the MacDermid M-Pass technology [12] .
A combination of several models must be used to perform the desired analysis. A summary of the complete analysis is shown in Fig. 3 . The application-specific inputs to the model are the quantity and design tolerance of each different value of resistor to be embedded, plus the board dimensions. Table I shows the general assumptions used in addition to the application-specific information.
To start the modeling process, the number of resistors per layer pair that require trimming is determined (see Section III-B). Using a laser trimming throughput model developed by ESI [13] , the amount of time to trim a layer pair is computed as a function of the number of resistors to be trimmed per layer pair and the size of the panel. The trimming time per layer pair is an input to the cost of ownership (COO) model of the trimming process. The resistor design tolerance and assumptions about the of the trimming process are used to determine the yield of the trimming process (see Section II).
Using the yield of the trimming process, the rework time per resistor, and the number of resistors that need to be reworked, the average rework time per layer pair is computed using The number of operators and machines required for rework is computed from the average time to rework a layer pair and the rate at which layer pairs that requiring trimming will be produced. The rate at which resistor layer pairs are produced is given by (2) where and are defined in Table I . The number of rework equipment setups (machines) necessary so that rework is not a bottleneck is given by (assuming that a fractional number of machines is not possible)
In the case of a manual rework process, represents the number of people necessary (we assume one equipment setup per person), and the operator utilization is given by
. If the rework process is automated, represents the number Table II is assumed). We also consider a "mixed" rework case in which rework needs are satisfied by the manual process until 50% or more of the capacity of the automated equipment can be used (similarly, the first automated machine is supplemented with the slower manual process until at least 50% of the capacity of a second automated machine can be used, etc.).
We also need to compute the average fabrication cost of a resistor layer pair. A general relation for the average cost of a layer pair containing embedded passives is given by (4) (note that, by setting various terms to zero, one can represent the cost of either subtractive dedicated layer pair approaches, e.g., Ohmega-Ply or Gould, or additive approaches that fabricate the embedded resistors directly on wiring layers) A simple model for number up in rectangular panels is given in [14] .
Applications usually contain multiple values of resistors to be embedded. Resistor yields are computed separately for each value of resistor (see Section III-B), however, various valued resistors are not differentiated in the calculation of trim or rework times, or the layer pair fabrication costs, since these quantities are assumed to be averaged over a large quantity of layer pairs.
A. Cost Models for Trimming and Rework
Cost models were developed for both the trimming and rework processes. The models included capital, labor, sustainment, and performance costs. For trimming it was assumed that a laser trimming machine was purchased, and in the case of rework, the process was assumed to be a mix of manual reworking and jet printing (requiring the purchase of a jet printer). Table II shows the assumed inputs for the processes.
Cost of ownership models (see Appendix A) were used to compute the average trimming and rework cost per embedded resistor layer pair. We have assumed that the trimming and rework equipment is fully utilized, i.e., if it is not performing trimming or rework on the current product, it is performing it on some other product.
Note that the cost of ownership model appropriately accounts for the cost of the layer pairs with unrepairable defects introduced by trimming and rework; however, the probability that some resistors have values below their respective lower trimming limit (L) is not specifically accounted for in the cost of ownership model. To account for this, the yield of the portion of an embedded resistor layer pair associated with one board is given by (5) where post trim and rework (rework above HSL) yield of the th resistor value on a single board, (which is the area under the distribution in Fig. 1(b) above L) ; quantity of the ith resistor value on a single board; number of different resistor values embedded in a single board. Since (5) is the yield of a one board portion of a layer pair (not the layer pair yield), in order to properly account for it in the final cost metric, we must divide the cost per layer pair by the number up. The final metric for comparison that is formed is (6) where yielded cost of a resistor layer pair per board; fabrication cost per layer pair from (4); average trimming cost per layer pair; average rework cost per layer pair; number of boards per panel (number up). Equation (6) is only a metric for comparison purposes that will allow an apples-to-apples comparison to be made. Note, the implicit assumption in (6) is that the processing of every layer pair (whether all the boards on it are "good" or not) is completed. The analysis in this paper only considers the process through the conclusion of layer pair processing and makes no assumptions about how or when the layer pairs are used in the fabrication of the multilayer board.
B. Modeling Resistor Quantity and Fabrication Yield
The cost model requires a calculation of the number of resistors that have to be trimmed and reworked, and the yield of the layer pairs after trimming and reworking. In order to obtain these quantities, we first must compute the resistance values of the various points on Fig. 1(b) . The low and high specification limits are given by LSL (7) HSL (8) where LSL and HSL have units of ohms, is the design tolerance for the resistor (as a fraction), and is the application target resistance. The fabrication target resistance is given by: 1) centered process where L is the lowest trimmable resistor, L (assumed to be 55% of the application target value for the resistor in this paper). In actuality, maximizing the area between HSL and L maximizes the number of usable resistors, however, the area between LSL and L is maximized because it is difficult to accurately target HSL-L for a relatively small decrease in processing effort. In addition, all the resistors need to be probed and measured before trimming, and actually performing trimming has less impact on the trimming process throughput. Thus, for practical purposes, it is better to maximize the number of resistors with a pretrimming value between LSL and L.
Next, we need to determine the standard deviation of the resistor values as fabricated. This defines the resistance distribution and allows computation of the yield of the resistor before and after trimming and rework. The resistor could vary in width, length (the length variation is due to variations in the distance between the contacts), thickness, or material properties. These variations are possible whether the resistor is fabricated using an additive or subtractive process. Fig. 4 shows the interpretation of length and width variations (see Appendix B for an embedded resistor tolerance analysis).
Variation in the effective material resistivity (ohms per square) is caused by a combination of thickness and material Fig. 1(a) ] would be obvious. uniformity variations; we have chosen to represent all this variation using a single parameter (the standard deviation of the thickness). We also assume that the thickness variation represents the variation from one resistor to another (not the variation within a single resistor).
In order to determine the standard deviation in the fabricated resistance value, a simple Monte Carlo analysis on the following calculation of resistor value is used: (10) Normal distributions for the length, width, and thickness ( , , and ) of the resistor were assumed based on the , , , , , and associated with the particular resistor of interest. Note that we need not treat variations in and separately; one or the other will do. Five million samples were run for each resistor to obtain distributions of the resistance values, from which a standard deviation in the fabricated resistance value could be obtained (an example distribution generated using the Monte Carlo analysis is shown in Fig. 5 ).
Knowing the standard deviation in resistance value, we can evaluate various resistor yields that result from the resistor fabrication process. The yield of fabricated resistors can be inferred from Fig. 1(b) area under the distribution in Fig. 1(b) between HSL and LSL; area under the distribution in Fig. 1(b) between HSL and L; area under the distribution between HSL and LSL where is the most likely value in the distribution; and is the area under the distribution in Fig. 1(b) above L.
From the yields, we need to determine the number of resistors that require trimming and reworking: 1) number of resistors requiring trimming/panel area under the distribution in Fig. 1(b) between LSL and L (11) 2) number of resistors above HSL/panel area under the distribution in Fig. 1(b) above HSL (12) where number of resistors on a board ; number of boards per panel.
The number of resistors that require rework due to trimming errors is (13) where is the yield of the trimming process.
IV. RESULTS
The model discussed in Section III has been used to assess the three different applications described in Table III. The first step in the analysis is to generate the relationship between the size of a standard deviation in the printing, plating, or etching process and cost. For simplicity, we assume that the size of one standard deviation in the printing, plating, or etching process is the same in both planar directions. We represent cost as the cost of a resistor layer pair (i.e., a layer pair with embedded resistors fabricated in it) per board, or the cost of an embedded resistor layer pair divided by the number of boards fabricated per panel. The "per board" is necessary to appropriately accommodate the board (resistor) yield as discussed in Section II. Fig. 6 shows a result for the Fiber Channel Card example case where all the embedded resistors are subject to a 0.1% or a 10% design tolerance. Several different scenarios are considered in Fig. 6(a) , trimming without rework is the most economical approach when one printing, plating, or etching standard deviation is less than 2.1 mil, whereas above 2.1 mil, it becomes economical to trim and perform rework (including reworking resistors above the HSL). If rework is to be performed, it is always preferable to rework the resistors above the HSL; also we find that a mixed manual and automatic rework process 1 is always as good or better than just performing manual or just automatic rework. In Fig. 6(b) , for a larger design tolerance, the no trimming solution is the most economical when one printing or plating standard deviation is less than 0.73 mil. Above 0.73 mil, any other solution that involves trimming is preferable. Note that, for this example, there are very few resistors above HSL and very few resistors ever require any sort of rework, so all the solutions are virtually identical.
In order to create a more general result, we wish to extract just the points where the various trim and rework scenarios intersect in Fig. 6 . As an example, consider Fig. 7 , in which we have varied the design tolerance on the resistors in the fiber channel card (same design tolerance assumed for all resistors in the application) and plotted the intersection between the no trim, no rework solution and the trim, no rework solution (the 10% design tolerance solution that intersects at mil is shown as an example in Fig. 7 ). Using this process, the boundary between not performing any trimming or rework (with a centered process) and a trimming solution with no rework for the fiber channel card example is generated. Performing this process on all three examples given in Table III and also including the intersection between the trim, no rework, and trim and rework solutions, we obtain the result in Fig. 8 . Fig. 8 shows that for three very different applications (widely different board sizes and numbers of embedded resistors), the regions of applicability of trimming and rework are surprisingly well defined. For the three applications considered, if the design tolerance on the resistors is greater than 19%, the resistor fabrication process should be centered and no trimming or rework performed. The boundary between performing rework and not performing rework tends to rise as the design tolerance drops below 0.5%, because the investment in the rework process escalates quickly once the design tolerance is below 0.5% (above 0.5% there are very few resistors that need to be reworked and the rework investment is small).
So far the results shown in this section have not addressed variations in the embedded resistor thickness (Fig. 8 is for an assumption of no variation in the resistor thickness). As thickness variation grows, the boundaries shown in Fig. 8 shift down, as shown in Fig. 9 .
Due to the assumption that the trimming and rework equipment is fully utilized and depreciated over five years, there is relatively little sensitivity in the model to the equipment cost. Changing the cost of the trimming process (i.e., changing the trimming equipment cost) shifts the boundary between the trim, no rework, and no trim or rework left to right. If the trimming equipment cost is decreased the boundary shifts to the right; if it is increased it shifts to the left. However, this boundary is not very sensitive to the trimming equipment cost. Changing the rework characteristics (i.e., changing the length of time re- quired by the automatic rework equipment to rework a resistor) changes the left side of the boundary between trim and rework and trim, no rework (Fig. 10) .
The left side of the relation shown in Fig. 8 , and the boundary between reworking and not reworking trimmed resistors, is sensitive to the yield of the trimming process. When decreases, causing the trimming yield to decrease as shown in Fig. 2 , two competing effects take over for low design tolerances.
1) For trimming with no rework, the cost of trimming is unchanged but the yield of the resulting boards drops (causing an increase in the yielded cost). 2) For trimming with rework, the yield of the resulting boards is approximately unchanged, but their cost increases because there is more rework (also causing an increase in yielded cost). The lines in Fig. 11 are not showing yielded cost (obviously as trimming yield decreases, yielded costs increase for all cases), rather, they show the relative contributions of the cost of extra rework and decreasing yield, which contribute at differing rates as design tolerance decreases. For large design tolerances, the trimming yield is very close to 100% for all assumptions, and therefore, the results are unaffected.
The asymptotic approach to the 19% design tolerance demonstrated in Figs. 8-11 is most sensitive to the lowest trimmable resistor (L) value. In Fig. 12(a) , L is varied and the boundary between no trimming and trimming, no rework is plotted. Plotting the points at which the boundary crosses the 3-mil printing/plating/etching standard deviation (approximately the asymptote), we obtain Fig. 12(b) . While Fig. 12(a) is dependent on the thickness variation (result for 0% thickness variation is shown), Fig. 12(b) is found to be independent of the thickness variation and has the functional form shown on the figure. The result in Fig. 12(b) suggests the following: when L
the resistor fabrication process should be centered and no trimming should be done, where is the design tolerance on the resistors (in %) and L is the lowest trimmable resistor as a % of the application target resistance. Note, as demonstrated in Fig. 9 , (14) is more accurate as the variation in the thickness (or material properties) of the embedded resistor increases. At low values of thickness (material property) variation and small standard deviation in the length and widths, the no trimming region can be extended to considerably tighter design tolerances. For (14) , to be used as a design guideline, its sensitivity to parameter variations needs to be explored in more detail than what is included in this paper.
V. DISCUSSION AND CONCLUSION
The results presented in this paper, although application-specific, clearly define regions where trimming, rework and no trimming or rework are economically advantageous. The boundary between not trimming and trimming (with no rework) is also well defined, i.e., application unspecific. We find that when L , trimming and rework of embedded resistors does not make sense for any level of variation in the fabrication process or material properties. The boundary between trimming with and without rework is application independent when design tolerances are larger than 1%, where relatively few resistors require reworking, but for tighter design tolerances, significant investments in the rework process become necessary and the boundary is very sensitive to the application properties and the rework equipment cost.
The model developed in this paper is targeted at the system design and planning phases as part of the cost-benefit analysis used to determine the application-specific value of embedding passive components, and more specifically the particular mix of passive components to embed. The model proposed in this paper allows a system designer to determine whether embedding particular resistors is going to require trimming and/or rework so that the associated costs of these activities can be assessed as embedded content decisions are made.
There are several effects that could be modeled in more detail to improve the accuracy of the results in this paper. We have assumed the same design tolerance on all resistors in the application; in reality some resistors will have tight tolerances and others can be allowed considerably larger variation depending on their functional role in the circuit. It also should be pointed out that this paper makes the assumption that the manufactured resistors are independently identically distributed, whereas in reality, the physical processes that may cause a distribution of resistance values may be strongly correlated from board to board (or batch to batch). We have also approximated the distribution of fabricated resistors as a normal distribution, when in actuality it tends to skew slightly toward higher values [ Fig. 1(a) ]. Historically, purchase decisions for equipment have been based on initial purchase and installation costs. However, purchase costs do not consider the effect of equipment reliability, utilization, and yield. Over the life of the system, these factors may have a greater impact on cost of ownership (COO) than initial purchase costs. Lifetime COO per good product is generally sensitive to production throughput rates, overall process reliability, and yield, and it is relatively insensitive to initial equipment purchase price. While initial COO models were developed for wafer fabrication equipment [15] , COO can easily be extended to other applications [16] .
The basic COO algorithm is described by
where fixed cost-purchase, installation, etc.; variable cost-labor, material, utilities, overhead, etc.; cost due to yield loss-money invested into scrapped parts and production lost by producing defective parts; TPT throughput; composite yield; utilization-ratio of production time to total available time. For the purposes of this paper, COO contributions from capital, sustainment, and performance are considered. The miscellaneous inputs needed by the COO model (in addition to those in Table I ) are given in Table IV. All of the costs are computed using versions of the general form in (A.1). Capital costs treat the costs to buy the machine, facilities, and/or process, how it depreciates, and what value it has at the end of the depreciation period. Sustainment treats all the costs required to keep the machine, facility, and/or process operational. Both scheduled and unscheduled maintenance contribute to sustainment cost. Labor content, replacement parts, and other materials are included. In some cases, all the maintenance costs may be subsumed by maintenance contracts, the cost of which may be substituted for the scheduled and/or unscheduled maintenance costs. Performance costs measure the value (or lack thereof) of having the machine, facility, or process included by treating changeovers, repairable and nonrepairable defects, and cycle time. Also contributing to performance costs are repairable and nonrepairable defects introduced by the machine, facility, and/or process.
APPENDIX B TOLERANCE ANALYSIS FOR EMBEDDED RESISTORS
The largest increase and decrease in resistance value that could result from a one standard deviation variation in the resistor geometry shown in Fig. 4 is given by respectively, where ; resistivity of the embedded resistor material (ohms/square); , designed length and width of the embedded resistor; designed thickness of the embedded resistor; , , and magnitude of one standard deviation in the length, width, and thickness of the embedded resistor. Equations (B.1) and (B.2) provide the full range of possible resistance values that can result from a one standard deviation variation in the length, width, and/or thickness of the embedded resistor. Similar tolerance analysis models for embedded resistors appear in [17] and [18] .
One could estimate the variation in fabricated resistor values by averaging and from (B.1) and (B.2). This estimate of variation is, however, conservative, i.e., it will predict a variation that is greater than (or equal to) the standard deviation obtained via the Monte Carlo analysis. Estimating the standard deviation in this way was found to be accurate only for resistors with values greater than 2000 . For smaller values of resistance, the estimated standard deviation could be as much two to three times larger than the standard deviation obtained via the Monte Carlo analysis. Monte Carlo analysis was used to estimate the standard deviations used in this paper specifically the contributions of K. Fjeldsted at ESI, B. Greenlee at Merix, and V. Shah at MicroFab.
